On Achieving Low-Power SoC Clock Tree Synthesis by Transition Time Planning via Buffer Library Study | IEEE Conference Publication | IEEE Xplore