Performance Constraints Aware Voltage Islands Generation in SoC Floorplan Design | IEEE Conference Publication | IEEE Xplore