Loading [MathJax]/extensions/MathMenu.js
Design of cost-efficient memory-based FFT processors using single-port memories | IEEE Conference Publication | IEEE Xplore

Design of cost-efficient memory-based FFT processors using single-port memories


Abstract:

This paper proposes a new memory-based FFT processor. Only an N-bit single-port memories are required for implementing an N-point FFT processor. This reduces the area, po...Show More

Abstract:

This paper proposes a new memory-based FFT processor. Only an N-bit single-port memories are required for implementing an N-point FFT processor. This reduces the area, power, and test cost of the proposed memory-based FFT processor. Moreover, a time/space-embedded signal flow graph is proposed to verify the functionality of our proposed memory-based FFT processor. Experimental results show that area cost of the memories in the proposed FFT processor is much lower than those described in the existing works.
Date of Conference: 26-29 September 2007
Date Added to IEEE Xplore: 20 June 2008
ISBN Information:

ISSN Information:

Conference Location: Hsin Chu, Taiwan

References

References is not available for this document.