A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC | IEEE Conference Publication | IEEE Xplore