Using power gating techniques in area-array SoC floorplan design | IEEE Conference Publication | IEEE Xplore