ESD protection design for Giga-Hz high-speed I/O interfaces in a 130-nm CMOS process | IEEE Conference Publication | IEEE Xplore