A systematic approach to synthesis of verification test-suites for modular SoC designs | IEEE Conference Publication | IEEE Xplore