A CMOS 5.4/3.24Gbps dual-rate clock and data recovery design for DisplayPort v1.2 | IEEE Conference Publication | IEEE Xplore