Thermal via planning for temperature reduction in 3D ICs | IEEE Conference Publication | IEEE Xplore