TERA: A FPGA-based trace-driven emulation framework for designing on-chip communication architectures | IEEE Conference Publication | IEEE Xplore