Instruction set customization for area-constrained FPGA designs | IEEE Conference Publication | IEEE Xplore