A 1.62/2.7/5.4Gbps clock and data recovery circuit for DisplayPort 1.2 | IEEE Conference Publication | IEEE Xplore