A BCH decoding architecture with mixed parallelization degrees for flash controller applications | IEEE Conference Publication | IEEE Xplore