A comprehensive operand-aware dynamic clock gating scheme for low-power Domino Logic | IEEE Conference Publication | IEEE Xplore