A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM | IEEE Conference Publication | IEEE Xplore