Design of a 9-bit 1GS/s CMOS folding A/D converter with a boundary error reduction technique | IEEE Conference Publication | IEEE Xplore