A low-power charge sharing hierarchical bitline and voltage-latched sense amplifier for SRAM macro in 28 nm CMOS technology | IEEE Conference Publication | IEEE Xplore