Reliability aware logic synthesis through rewriting | IEEE Conference Publication | IEEE Xplore