Reconfigurable hardware architecture of the spatial pooler for hierarchical temporal memory | IEEE Conference Publication | IEEE Xplore