Loop acceleration and instruction repeat support for application specific instruction-set processors | IEEE Conference Publication | IEEE Xplore