Low-latency power-efficient adaptive router design for network-on-chip | IEEE Conference Publication | IEEE Xplore