A random access analog memory with master-slave structure for implementing hexadecimal logic | IEEE Conference Publication | IEEE Xplore