A 2.7-Gb/s Clock and Data Recovery Circuit Based on D/PLL | IEEE Conference Publication | IEEE Xplore