Achieving Flexible, Low-Latency and 100Gbps Line-rate Load Balancing over Ethernet on FPGA | IEEE Conference Publication | IEEE Xplore