A Design Approach to Reduce Test Time on SOC Memories | IEEE Conference Publication | IEEE Xplore