Design Study on Impact of Memory Access Parallelism for Cloud FPGAs | IEEE Conference Publication | IEEE Xplore