Temperature behavior of combination selection based mismatch calibration with 65 nm CMOS technology | IEEE Conference Publication | IEEE Xplore