Low-power multiplier design with row and column bypassing | IEEE Conference Publication | IEEE Xplore