Low power methodology for an ASIC design flow based on high-level synthesis | IEEE Conference Publication | IEEE Xplore