Parallel algorithms for slicing floorplan designs | IEEE Conference Publication | IEEE Xplore