Evaluating reliability improvements of fault tolerant VLSI processor arrays | IEEE Conference Publication | IEEE Xplore