New PLL architecture based on sample and hold phase detector without neither filter nor Inverse Sine circuit | IEEE Conference Publication | IEEE Xplore