A unified and pipelined hardware architecture for implementing intra prediction in HEVC | IEEE Conference Publication | IEEE Xplore