A multistage dataflow implementation of a Deep Convolutional Neural Network based on FPGA for high-speed object recognition | IEEE Conference Publication | IEEE Xplore