Parallelization of loops with exits on pipelined architectures | IEEE Conference Publication | IEEE Xplore