Design of a scalable parallel switch-level simulator for VLSI | IEEE Conference Publication | IEEE Xplore