Parallel-and-vector implementation of the event-driven logic simulation algorithm on the Cray Y-MP supercomputer | IEEE Conference Publication | IEEE Xplore