Expressing embedded systems verification aspects at higher abstraction level — SystemVerilog in Object Constraint Language (SVOCL) | IEEE Conference Publication | IEEE Xplore