Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation | IEEE Conference Publication | IEEE Xplore