A conflict-free memory mapping approach to design parallel hardware interleaver architectures with optimized network and controller | IEEE Conference Publication | IEEE Xplore