Scalable Hardware Architecture for Invertible Logic with Sparse Hamiltonian Matrices | IEEE Conference Publication | IEEE Xplore