A Scheme for Synchronizing High-Speed Logic Part II | IEEE Journals & Magazine | IEEE Xplore