Designing Sets of Fault-Detection Tests ror Combinational Logic Circuits | IEEE Journals & Magazine | IEEE Xplore