High-Performance CMOS Latch Designs for Recovering All Single and Double Node Upsets | IEEE Journals & Magazine | IEEE Xplore