Efficient Hardware Architectures and Implementations of Packet-Level Erasure Coding Schemes for High Data Rate Reliable Satellite Communications | IEEE Journals & Magazine | IEEE Xplore