Twin register architecture for an AI processor | IEEE Conference Publication | IEEE Xplore