A pipelined architecture for logic programming with a complex but single-cycle instruction set | IEEE Conference Publication | IEEE Xplore