A genetic algorithm for automatic generation of test logic for digital circuits | IEEE Conference Publication | IEEE Xplore