# An Integrated Microheater Array With Closed-Loop Temperature Regulation Based on Ferromagnetic Resonance of Magnetic Nanoparticles

Yingying Fan<sup>®</sup>, Student Member, IEEE, Linlin Zhang, Qingbo Zhang, Gang Bao, and Taiyun Chi, Member, IEEE

Abstract-Magnetic nanoparticles (MNP) can generate localized heat in response to an external alternating magnetic field, a unique capability that has enabled a wide range of biomedical applications. Compared with other heating mechanisms such as dielectric heating and ohmic heating, MNP-based magnetic heating offers superior material specificity and minimal damage to the surrounding environment since most biological systems are non-magnetic. This paper presents a first-of-its-kind fully integrated magnetic microheater array based on the ferromagnetic resonance of MNP at Gigahertz (GHz) microwave frequencies. Each microheater pixel consists of a stacked oscillator to actuate MNP with a high magnetic field intensity and an electro-thermal feedback loop for precise temperature regulation. The four-stacked/five-stacked oscillator achieves >19.5/26.5 V<sub>PP</sub> measured RF output swing from 1.18 to 2.62 GHz while only occupying a single inductor footprint, which eliminates the need for additional RF power amplifiers for compact pixel size (0.6 mm  $\times$  0.7 mm) and high dc-to-RF energy efficiency (45%). The electro-thermal feedback loop senses the local temperature and enables closed-loop temperature regulation by controlling the biasing voltage of the stacked oscillator, achieving a measured maximum/RMS temperature error of 0.53/0.29 °C. In the localized heating demonstration, two PDMS membranes mixed with and without MNP are attached to the microheater array chip, respectively, and their surface temperatures are monitored by an infrared (IR) camera. Only the area above the inductor  $(\sim 0.03 \text{ mm}^2)$  is efficiently heated up to 43 °C for the MNP-PDMS membrane, while the baseline temperature stays <37.8 °C for the PDMS membrane without MNP.

*Index Terms*—Biosensor, CMOS SOI, electro-thermal feedback, integrated circuits, magnetic nanoparticle, microheater, multiphysics modeling, permeability, stacked oscillator, temperature regulation.

Manuscript received August 10, 2021; revised November 28, 2021; accepted December 5, 2021. Date of publication December 14, 2021; date of current version February 16, 2022. This work was supported in part by the Rice University InterDisciplinary Excellence Award, in part by the John S. Dunn Foundation Collaborative Research Award, and in part by U.S. Army Medical Research and Development Command (USAMRDC). This paper was recommended by Associate Editor M. Ghovanloo. (*Corresponding author: Yingying Fan.*)

Yingying Fan and Taiyun Chi are with the Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005 USA (e-mail: yf21@rice.edu; taiyun.chi@rice.edu).

Linlin Zhang, Qingbo Zhang, and Gang Bao are with the Department of Bioengineering, Rice University, Houston, TX 77030 USA (e-mail: lz42@rice.edu; qz5@rice.edu; gang.bao@rice.edu).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TBCAS.2021.3135431.

Digital Object Identifier 10.1109/TBCAS.2021.3135431

#### I. INTRODUCTION

EMPERATURE plays an important role in determining the physiological behavior of biological systems, and therefore, enabling localized yet accurate temperature manipulation in cells and tissues finds a wide range of biomedical applications. For example, in neuroscience research, localized heating can activate thermal-sensitive ion channels [1]–[3], which has been explored to introduce ion flux and, in turn, stimulate action potentials of nearby neurons. Another application example is the hyperthermia treatment of cancer [4]–[7], which raises the local temperature of a tumor to 43-45 °C to disrupt cancer cells' ability to repair DNA damage. To avoid overheating and permanent heat damage to adjacent healthy tissues, it is critical to monitor the local temperature rise while ensuring the heat only occurs in the tumor. Additionally, controlled localized heating has been applied in expedited wound healing [8]-[10], temperature-controlled drug release [11]–[14], and bioanalytical techniques such as polymerase chain reaction (PCR) and temperature gradient focusing (TGF).

There are three mechanisms that can generate heat loss electrically, namely ohmic loss, dielectric loss, and magnetic loss, based on Joule's law as shown in (1),

$$P_{\rm loss} = \frac{1}{2}\sigma |\mathbf{E}|^2 + \frac{1}{2}\omega\varepsilon'' |\mathbf{E}|^2 + \frac{1}{2}\omega\mu'' |\mathbf{H}|^2$$
(1)

where  $\omega$  is the angular frequency [rad/s],  $\sigma$  is the material conductivity [S],  $\varepsilon''$  is the imaginary part of the permittivity [F/m],  $\mu''$  is the imaginary part of the permeability [H/m], |E| is the magnitude of the electrical field [V/m], and |H| is the magnitude of the magnetic field [A/m]. Although ohmic heating is the most prevalent technological choice for microheater designs, one major disadvantage is that it requires direct contact between heating elements (i.e., resistors) and targeted bio-samples. For dielectric heating, it is suitable for samples with drastically different dielectric properties from the surrounding environment [15]. However, in most biomedical applications, the permittivity difference between targeted cells/tissues and the surrounding environment is insignificant due to the high water content, resulting in poor specificity [16]. For magnetic heating, it is usually accomplished by incorporating magnetic materials such as magnetic nanoparticles (MNP). Since most bio-samples are non-magnetic, magnetic heating can support superior specificity than other modalities.

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/



Fig. 1. The proposed microheater array with closed-loop temperature regulation. Each pixel consists of a stacked oscillator and an electro-thermal feedback loop.

However, for applications that require highly localized heating at the cellular level such as magnetogenetics [1] and cancer hyperthermia treatment [7], existing MNP-based thermal applicators, which mainly utilize kHz-MHz magnetic fields, face two challenges - low heating efficiency and limited spatial resolution. On the one hand, heating efficiency is low because the magnetic loss is proportional to the frequency, as shown in (1). Existing kHz-MHz magnetic heaters require high magnetic field intensity to realize sufficient heat, which can only be generated using bulky benchtop instruments with power consumption on the order of kW [17]. Power-consuming water-cooling systems are also needed to dissipate the ohmic loss generated by the magnetic coils [18], introducing additional power and size overhead. On the other hand, the heating spatial resolution is limited because it is challenging to fine control the local magnetic field distribution at kHz-MHz using bulky coils (e.g., 40-130 mm in diameter [17]) and to accurately deliver MNP to the targeted region. Note that MNP are usually injected into the bloodstream for in vivo applications; although they tend to accumulate in the target due to the enhanced permeability and retention (EPR) effect [19], they can still travel into surrounding tissues through blood vessels during circulation [20].

To address these challenges, we present a fully integrated magnetic microheater array with closed-loop temperature regulation in this paper, which is an extension of [21]. Its heating principle is based on the ferromagnetic resonance of MNP at GHz microwave frequencies, bringing two unique advantages. First, the required magnetic field strength is significantly reduced at GHz, leading to a fully integrated solution as opposed to conventional bulky benchtop magnetic field generators. Second, we can now manipulate the local magnetic field and heating profiles using on-chip inductors due to the high operating frequency, resulting in substantially improved spatial resolution at the sub-millimeter scale. The high spatial resolution also releases the burden of precise delivery of MNP to the target.

Fig. 1 illustrates the concept of the proposed microheater array. The array is 2-D scalable with each pixel consisting of a stacked oscillator and an electro-thermal feedback loop. The stacked oscillator is proposed here to enable significantly higher magnetic field strength over a conventional cross-coupled oscillator while occupying a single inductor footprint. This unique property eliminates the need for additional RF amplifiers, resulting in reduced pixel area and dc power consumption. In addition, the biasing voltage of the tail transistor  $V_{\text{tail}}$  is controlled by an electro-thermal feedback loop to enable precise temperature regulation. The efficacy and robustness of the proposed stacked oscillator and the electro-thermal feedback are verified by



Fig. 2. Transmission electron microscopy (TEM) image of the MNP used in this work [24].

continuous six-day monitoring of the oscillator voltage swing and a closed-loop temperature regulation experiment, respectively, whose details are presented in Section IV. Finally, we perform a localized heating demonstration by attaching two PDMS membranes mixed with and without MNP to the microheater array chip and monitoring their surface temperatures. Only the area above the inductor ( $\sim 0.03 \text{ mm}^2$ ) is efficiently heated up to 43 °C for the MNP-PDMS membrane, while the baseline temperature stays <37.8 °C for the PDMS membrane without MNP. To the best of our knowledge, this is the first fully integrated magnetic microheater array that achieves closed-loop temperature regulation and sub-millimeter spatial resolution.

The rest of the paper is organized as follows. Section II presents the multiphysics modeling of the MNP-based heat generation at GHz. Section III presents the architecture of the microheater array chip and design details of the stacked oscillator and electro-thermal feedback loop. Section IV presents the measurement results and the localized heating demonstration. Section V concludes this paper.

#### **II. MULTIPHYSICS MODELING**

#### A. MNP Heating Mechanisms

MNP are a class of microscopic magnetic nanomaterial with a diameter of <100 nm [14], [22], whose magnetic properties are quite distinct from those of bulk magnetic materials. They can disperse in biological fluids and can be coated with various biologically functional compounds, enabling diverse biomedical applications. In this work, we use fatty-acid-coated 30-nm magnetite iron oxide nanoparticles (Fig. 2) due to their biocompatibility [23] and commercial availability [24].



Fig. 3. An illustration of the imaginary part of the permeability of MNP over frequency.



Fig. 4. MNP heating mechanisms: Néel relaxation, Brownian relaxation, and ferromagnetic resonance.

In general, there are three frequency-dependent heating mechanisms for MNP [25], namely Néel relaxation, Brownian relaxation, and ferromagnetic resonance (Fig. 3). At the length scale below a critical point, MNP can support only a single magnetic domain, behaving as a macro magnetic moment [14], [26]. This transition occurs at about 80 nm in diameter for MNP made of magnetite (Fe<sub>3</sub>O<sub>4</sub>) [14]. Due to the magnetic anisotropy, there exist two energetically favorable directions for the magnetic moment, which are antiparallel to each other and separated by an energy barrier (Fig. 4). When an external magnetic field is applied, heat can be generated by rotating the magnetic moment against the energy barrier (Fig. 4) [27]. If the magnetic moment rotates while the particle itself remains fixed, then the particle has undergone Néel relaxation, and thermal energy is dissipated by the rearrangement of atomic dipole moments within the crystal. If the nanoparticle itself performs mechanical rotation, then the particle has undergone Brownian relaxation, and the heat is generated through shear stress in the surrounding fluid. On the other hand, ferromagnetic resonance happens when the frequency of the external magnetic field is equal to the precession frequency of the magnetic moment (Larmor frequency) [28]. The power of the external magnetic field is then absorbed by



Fig. 5. COMSOL simulation setup.

MNP to sustain the precession and dissipated as heat. The heat loss of all three mechanisms can be modeled using the imaginary part of the permeability  $\mu''$  (or the imaginary part of the susceptibility  $\chi''$ ). An illustration of different heating mechanisms over frequency is schematically drawn in Fig. 3. The low-frequency (kHz-MHz) peaks are attributed to Néel and Brownian relaxations, whereas the ferromagnetic resonance usually happens at ~GHz microwave frequencies.

## B. Electro-Thermal Multiphysics Modeling

The two governing equations for MNP-based localized heating are the magnetic loss equation and the heat transfer equation, as

$$P_{\text{loss}} = \frac{1}{2} \omega \mu'' |\mathbf{H}|^2$$
$$\rho C \frac{\partial T}{\partial t} = k \nabla^2 T + P_{\text{loss}}$$
(2)

where T is the temperature [K],  $\rho$  is the density [kg/m<sup>3</sup>], C is the specific heat capacity  $[J/(kg \cdot K)]$ , and k is the thermal conductivity  $[W/(m \cdot K)]$ . The two equations are coupled by the power loss term  $P_{\text{loss}}$ , which serves as the volumetric heat source.  $\rho C \frac{\partial T}{\partial t}$ on the left-hand side denotes the transient change of the heat energy, and  $k\nabla^2 T$  on the right-hand side models the flow of the heat due to thermal conduction [29]. At the steady-state when  $ho C \frac{\partial T}{\partial t} = 0, k \nabla^2 T = -P_{\rm loss}$ , suggesting that under the same initial temperature and boundary condition, larger  $P_{loss}$ , which is proportional to the operating frequency and square of the magnetic field intensity, can lead to a higher temperature rise at the steady-state. For complex geometries such as on-chip inductors, the closed-form solutions, i.e., the local magnetic field distribution and temperature distribution, are difficult to derive. Hence, numerical solutions are found by dividing the region of interest into smaller discrete voxels, assigning the corresponding material properties ( $\mu$ ,  $\varepsilon$ ,  $\sigma$ ,  $\rho$ , C, and k) to each voxel, and then solving in a finite-element-modeling (FEM) simulator. We use COMSOL Multiphysics for simulations in this work and couple the electromagnetics module and the heat transfer module to evaluate the localized heating process.

A 3-D model is built in COMSOL, as shown in Fig. 5. The model includes the silicon substrate, the SiO<sub>2</sub> dielectric layer, an on-chip inductor, and a box of aqueous MNP solution directly in touch with the top surface of the chip. The on-chip inductor is designed using the top two metal layers (a 4- $\mu$ m aluminum layer and a 3- $\mu$ m copper layer) following the stack-up



Fig. 6. Simulated magnetic field distributions and temperature distributions at 30  $\mu$ m above the chip surface of (a) 5-turn inductors with different  $R_{in}$  and (b) a 4-turn inductor with 85  $\mu$ m  $R_{in}$ . (c) Simulated temperature distributions at the xz cut of a 5-turn inductor with 51  $\mu$ m  $R_{in}$  and a 6-turn inductor with 36  $\mu$ m  $R_{in}$ . (d) Simulated inductances and quality factors of different inductor geometries at 1.5 GHz.

of the GlobalFoundries 45-nm CMOS SOI process. We set the imaginary part of the relative permeability of the MNP solution (1.4%wt) to be 0.03 at 1.5 GHz, which is estimated based on our preliminary material characterization.

The design of the on-chip inductor plays a dominant role in determining the local magnetic field and temperature distributions. Hence, inductors with different inner radii ( $R_{in}$ ) and number of turns are simulated using the setup in Fig. 5. The optimal inductor geometry is determined based on the trade-off between the simulated temperature/magnetic field distribution, the inductance, and the quality factor – our goal is to realize a relatively uniform temperature distribution on top of the coil while sustaining the oscillation at 1-2 GHz without excessive dc power.

In the simulations, we assume that the RF excitation current generated by the active oscillator core remains constant and thus, for different coil geometries, we scale  $V_{swing}$  proportional to their inductances. From Fig. 6(a), which is simulated at 30  $\mu$ m above the chip surface, we notice that the local magnetic field intensity and temperature reach their peaks on top of the innermost turn of the inductor. In addition, a local temperature minimum in the middle starts to appear for 5-turn inductors when  $R_{in}$  is larger than 51  $\mu$ m, suggesting that smaller  $R_{in}$  achieves better uniformity of temperature and magnetic field distributions. However, smaller  $R_{in}$  leads to smaller inductance [Fig. 6(d)], which may compromise the oscillator loop gain and startup condition. Therefore, we choose  $R_{in} = 51 \ \mu$ m as the optimal radius for 5-turn inductors.

Next, we compare the simulation results with different numbers of turns. To realize the same inductance as a 5-turn 51- $\mu$ m- $R_{in}$  inductor, the required  $R_{in}$  increases to 85  $\mu$ m for a 4-turn inductor [Fig. 6(d)], which results in not only a local minimum of the temperature in the middle of the coil but also a lower temperature rise [Fig. 6(b)]. On the other hand, although a 6-turn 36- $\mu$ m- $R_{in}$  inductor achieves similar size, distribution uniformity, and temperature rise as those of a 5-turn 51- $\mu$ m- $R_{in}$  inductor, its quality factor is 1.6× lower [Fig. 6(d)], and its outermost turn contributes little to the effective heating area [Fig. 6(c)]. Based on the trade-off discussed above, we select 5 turns with 51  $\mu$ m  $R_{in}$  as the optimal inductor geometry, resulting in 4.0 nH inductance and 9.5 quality factor at 1.5 GHz.



Fig. 7. Simulated temperature distribution with and without MNP. The xy cut is simulated at  $30 \ \mu m$  above the chip surface.

Our targeted local thermal stress is up to 43 °C in this work, which is the threshold temperature for cancer hyperthermia and magnetogenetics applications. As the magnetic loss is proportional to the square of the magnetic field intensity, a large RF swing is the key to boost the local temperature rise. As shown in Fig. 7, using the selected 5-turn 51- $\mu$ m- $R_{in}$  inductor, a 16 V<sub>DD</sub> RF swing at 1.5 GHz can realize >43 °C up to 80  $\mu$ m above the inductor surface in the MNP solution. Note that generating such a high voltage swing at ~GHz presents a significant challenge for the circuit design, which is the motivation of our proposed stacked oscillator (details presented in Section III). On the other hand, the temperature stays <40 °C for the solution without MNP, which typically does not affect the viability of cells and tissues if the duration of the thermal stress is short. The transient temperature rises with and without MNP at 30  $\mu$ m above the center of the inductor are also shown in Fig. 8.

# III. INTEGRATED MICROHEATER ARRAY WITH CLOSED-LOOP TEMPERATURE REGULATION

The proof-of-concept microheater array chip has 12 pixels with a pixel size of  $0.6 \times 0.7 \text{ mm}^2$ , as shown in Fig. 9.



Fig. 8. Simulated transient temperature rises with and without MNP at 30  $\mu$ m above the center of the inductor.



Fig. 9. Floorplan of the integrated microheater array.

The stacked oscillators in the first three rows of the array are designed with three different frequency tuning ranges (1.2–1.6 GHz, 1.5–2.1 GHz, and 2.0–2.6 GHz, respectively), allowing for efficient heating of a wide range of MNP with different ferromagnetic resonant frequencies due to their diverse sizes, material compositions, and nanostructures. The stacked oscillators in the last row are the same as those in the second row, except their outputs are capacitively coupled to open-drain buffers for testing purposes. The oscillators in the first and second columns are four-stacked, while those in the third column are five-stacked. A higher RF output swing can be generated with a larger number of stacked transistors, resulting in stronger localized magnetic field and thermal stress. This section presents the design details of the stacked oscillator and the electro-thermal feedback loop.

# A. Stacked Oscillator

As the magnetic loss is proportional to the square of the magnetic field strength, a large RF swing is the key to increase



Fig. 10. Schematic of the stacked oscillator.

the local temperature rise. Based on the multiphysics simulations presented in Section II, >16 V<sub>pp</sub> RF swing is required at 1.5 GHz to realize >43 °C local temperature. Unfortunately, the maximum achievable output swing of conventional cross-coupled LC oscillators is twice the supply voltage, which is usually <5 V<sub>pp</sub> for RF CMOS technologies, insufficient to generate the required magnetic field. One possible solution to boost the RF swing is to amplify the oscillator output using RF amplifiers [30]. However, additional inductors are needed in the design of RF amplifiers to serve as the resonating tank or the impedance matching network, which sacrifices the spatial resolution of the microheater array since the pixel size is dominated by the inductor footprint at GHz. Besides, RF amplifiers are power hungry at GHz, introducing significant dc power overhead.

Inspired by the stacked PA design [31], we propose a stacked oscillator topology (Fig. 10), in which multiple transistors are connected in series  $(M_1 - M_N)$  to distribute the voltage stress and, in turn, to achieve a large RF output swing using a single inductor footprint. Unlike the cascode topology where the gates of the upper common-gate transistors are ac grounded, additional gate capacitors  $(C_2-C_N)$  are introduced to form a capacitive divider with the gate-to-source parasitic capacitance  $C_{gs}$  and allow for a voltage swing at the gate. The design goal is to gradually build up the voltage swing at the drain terminals from  $M_1$  to  $M_N$ and to ensure the  $V_{\rm DS}$  of each transistor is close to one another and smaller than the device breakdown limit. Different from stacked PA, the stacked oscillator requires a positive feedback loop to sustain oscillation. This is accomplished by connecting the oscillator output to the gate of  $M_1$  after voltage attenuation by the capacitor  $C_1$  to keep the  $V_{GS}$  of  $M_1$  in the safe operating region. A tail transistor is used to adjust the oscillation amplitude, and its biasing voltage is controlled by the electro-thermal feedback.

SOI processes are particularly attractive for the stacked topology compared to bulk CMOS processes, due to the lack of body effect and relatively small parasitic junction capacitance. For SOI processes, the number of transistors that can be stacked is limited by the buried oxide (BOX) breakdown instead of



Fig. 11. Derivation of the small-signal equivalent circuit model of the crosscoupled stacked-transistor pair.

the drain-bulk stress. The BOX breakdown is >10V for the GlobalFoundries 45-nm CMOS SOI process used in this work. To leave some margin for safety, we implement four-stacked oscillators with a 6 V supply and five-stacked oscillators with a 7.5 V supply using 1.5 V thick-gate-oxide transistors.

The first design consideration is to ensure a robust oscillation startup condition. Therefore, we derive the small-signal equivalent circuit model of the cross-coupled stacked-transistor pair (Fig. 11) and analyze the loop gain. To simplify the derivation and establish an intuitive understanding of the circuit without compromising the accuracy, we include  $C_{\rm gs}$  but ignore the gate-to-drain parasitic capacitance  $C_{\rm gd}$  and the output resistance of the transistor  $r_{\rm o}$ . According to the equivalent half circuit model, we have

$$g_{\rm mN-1}V_{\rm gsN-1} = g_{\rm mN}V_{\rm gsN} + j\omega C_{\rm gsN}V_{\rm gsN}$$
(3)

where

$$V_{\rm gsN} = \frac{-C_{\rm N}}{C_{\rm N} + C_{\rm gsN}} V_{\rm sN} \tag{4}$$

The differential output admittance of the cross-coupled stacked-transistor pair can then be derived as

$$Y = \frac{I}{2V_{\rm o}} = \frac{-g_{\rm m1}g_{\rm m2}\cdots g_{\rm mN}}{2\left(g_{\rm m2} + sC_{\rm gs2}\right)\cdots\left(g_{\rm mN} + sC_{\rm gsN}\right)} \frac{C_1}{C_1 + C_{\rm gs1}} + j\omega \frac{C_1 C_{\rm gs1}}{2\left(C_1 + C_{\rm gs1}\right)}$$
(5)

Assuming transistor  $g_{\rm m}$  is much larger than  $j\omega C_{\rm gs}$ , which is true for GHz oscillator designs where the oscillation frequency is much lower than the cutoff frequency of the transistor ( $f_{\rm T}$ ), the amount of RF current flowing into the gate capacitors can be ignored, and (4) can be simplified as

$$Y \approx -\frac{g_{\rm m1}}{2} \frac{C_1}{C_1 + C_{\rm gs1}} + j\omega \frac{C_1 C_{\rm gs1}}{2(C_1 + C_{\rm gs1})} = -g_{\rm m,eff} + j\omega C_{\rm eff}$$
(6)

The small-signal loop gain  $A_v$  can be calculated as

$$A_{v} = g_{m1} \frac{C_{1}}{C_{1} + C_{gs1}} R_{L}$$
(7)

Here,  $R_{\rm L}$  is the effective parallel resistance of output the LC tank, as

$$R_{\rm L} = Q_{\rm L} \omega_{\rm osc} L_{\rm D} \tag{8}$$



Fig. 12. Flowchart to optimize the dc-to-RF efficiency of the stacked oscillator.

$$\omega_{\rm osc} = \frac{1}{\sqrt{L_{\rm D}(C_{\rm ex} + C_{\rm eff})}} \tag{9}$$

where  $L_{\rm D}$  is the output inductance,  $Q_{\rm L}$  is the quality factor of the inductor,  $\omega_{\rm osc}$  is the oscillation frequency, and  $C_{\rm ex}$  is the additional capacitance in parallel with the output inductor. Although oscillators can start to oscillate as long as the loop gain is larger than 1, we use small-signal loop gain to be >2 as the criteria for a robust startup condition in the design.

The dc-to-RF efficiency of the oscillator is another critical design specification to minimize the dc power consumption and the undesired ohmic loss from transistors. Since an oscillator is inherently a large-signal circuit, here we borrow the PA load-pull optimization methodology [32] to find the optimal design parameters, including the transistor size, the biasing voltage for stacked transistors  $V_{\rm GS}$ , the additional parallel capacitance  $C_{\rm ex}$ , and the gate capacitances  $C_1$ - $C_{\rm N}$ . The proposed optimization flow is summarized in Fig. 12, which not only optimizes the dc-to-RF efficiency but also considers the breakdown limit of stacked transistors and the oscillation startup condition. It is under the assumption that the quality factor of the inductor  $Q_{\rm L}$  (~9.5 from 3-D EM simulations) remains constant for different inductances, and the oscillation frequency is fixed.

The optimization starts with picking up an arbitrarily sized transistor, which we refer to as the unity transistor  $(1 \times)$ , and extracting its layout parasitics to ensure accurate device modeling at GHz. Theoretically, the peak dc-to-RF efficiency is achieved when the load impedance is chosen in the way that the output voltage swing and the device current swing are simultaneously maximized [33]–[37]. Since the optimal load impedance is biasing dependent, we determine the optimal  $R_L$  for different  $V_{GS}$  based on large-signal load-pull simulations. Unlike the PA design that utilizes an impedance transformation network to realize the desired  $R_L$ , here,  $R_L$  is the effective parallel resistance of the inductor. Therefore, once  $R_L$  is determined, the optimal



Fig. 13. Simulated dc-to-RF energy efficiency against the biasing voltage of the stacked transistors  $V_{\text{GS}}$ .

 $L_{\rm D}$  can be calculated based on (8), and the required  $C_{\rm ex}$  to sustain the oscillation at the desired frequency can be calculated based on (9). Next, gate capacitances  $C_1$ - $C_{\rm N}$  are chosen to make sure all transistors are within the breakdown limit. Meanwhile, we also check the small-signal loop gain to ensure that a robust startup condition can be realized. This process is repeated by sweeping  $V_{\rm GS}$ . Once the optimal  $V_{\rm GS}$  is determined, the last step is to scale the transistor size by a factor of  $L_{\rm opt}/L_{\rm D}$ , as the optimal inductor geometry and its corresponding inductance  $L_{\rm opt}$  have been decided based on the multiphysics simulations in Section II.

According to the proposed optimization flow, the simulated dc-to-RF efficiency against the biasing voltage of stacked transistors  $V_{\rm GS}$  is shown in Fig. 13. Intuitively, a smaller  $V_{\rm GS}$  reduces the conduction angle in the large-signal operation, leading to a better energy efficiency. However, further decreasing  $V_{\rm GS}$  will compromise the loop gain. Since <0.4 V  $V_{\rm GS}$  can no longer guarantee robust oscillation startup across process and temperature variations and the efficiency remains similar for  $V_{\rm GS}$  <0.5 V, we choose 0.5 V as our design point (Fig. 13). The proposed optimization methodology yields a final implementation of a four-stacked oscillator with 200  $\mu$ m/112 nm transistor size and a five-stacked oscillator with 248  $\mu$ m/112 nm transistor size, resulting in 45% simulated dc-to-RF efficiency.

The simulated drain, gate, drain-to-source, and drain-to-gate transient waveforms of each stacked transistor are shown in Fig. 14. The simulations include the layout parasitics and the EM-simulated output inductor. The gate and drain voltage swings gradually build up from the bottom transistor to the top, and only  $V_{g1}$  is out of phase due to the positive feedback. The simulation results also verify that  $V_{ds}$  and  $V_{dg}$  for different transistors are close to one another and within the breakdown limit of 3 V.

The frequency tuning of the stacked oscillator is enabled by a 4-bit binary-weighted capacitor bank, as shown in Fig. 15. There exists a trade-off between the frequency tuning range and the quality factor of the capacitor bank [38]. A larger transistor size for switches reduces the on resistance, which increases the quality factor; however, a larger transistor size results in a larger off capacitance, which compromises the tuning range. To alleviate this trade-off, the overall frequency tuning range is divided into three sub-ranges (1.2–1.6 GHz, 1.5–2.1 GHz, and 2.0–2.62 GHz), and the stacked oscillators in different rows of the array



Fig. 14. Post-layout simulated drain, gate, drain-to-source, and drain-to-gate transient waveforms of each stacked transistor in (a) the four-stacked oscillator and (b) the five-stacked oscillator.



Fig. 15. Schematic of the 4-bit stacked capacitor bank.

are assigned with different sub-ranges. In addition, we optimize the capacitances of  $C_{\text{unit}}$  and  $C_{\text{fix}}$  and the size of the switches so that the output RF swing remains almost constant over the entire frequency range. The post-layout simulated frequency tuning range and the output RF swing of the stacked oscillators in the second frequency range are shown in Fig. 16. To ensure reliable operation of the switches, especially when they experience large RF swing in the off state, we implement a four-stacked switch with a large resistor  $R_g$  added to the gate.  $R_g$  introduces a voltage swing by forming a capacitive divider between  $C_{gs}$  and  $C_{gd}$ , which prevents unwanted turning on and the breakdown of the switches [39]. The post-layout simulated transient waveforms for the stacked switches in the off state and the on state are shown in Fig. 17. The two sets of simulations verify that stacked switches always work in the safe operating region.

## B. Temperature Sensing and Control Path

The temperature sensing and control path in each pixel senses the local temperature and generates the biasing voltage for the



Fig. 16. Post-layout simulated frequency tuning range and output RF swing of the stacked oscillators in the second row of the microheater array.



Fig. 17. Post-layout simulated transient waveforms for the stacked switches in (a) the off state and (b) the on state.



Fig. 18. The schematic of the temperature sensing and control path.

tail transistor of the stacked oscillator for closed-loop temperature control. Its circuit schematic is shown in Fig. 18. The first stage is a Proportional-To-Absolute-Temperature (PTAT) temperature sensor array [40]–[43]. Four diode pairs are placed at the four corners of the oscillator inductor and below the ground plane, which are relatively away from the active core of the stacked oscillator to avoid sensing the ohmic loss generated by the transistors. The diode pairs are routed to small top-layer floating metals in the middle of the inductor to sense the surface temperature. To minimize the coupling from the large oscillator RF swing, the floating metal pairs are placed in the symmetry plane, which is the virtual ground for the differential inductor.

Followed by a 4:1 MUX, the PTAT output is further amplified and buffered to regulate the biasing voltage  $V_{\text{tail}}$  of the tail transistor of the stacked oscillator. Two amplifier stages are used to ensure a large loop gain and their reference voltages are generated by two separate 7-bit coarse-fine resistor-string DACs [44].  $V_{\rm ref1}$  is set to guarantee the PTAT output is linearly amplified, and  $V_{ref2}$  is determined by the targeted temperature through a lookup table. A low impedance at  $V_{\text{tail}}$  is highly desired, especially outside the bandwidth of the unity-gain buffer, to filter out the coupling from the strong oscillation swing. Therefore, a 1 pF capacitator is added to  $V_{\text{tail}}$ , which also introduces a pole to the temperature sensing and control path. Note that the dominant pole in the electro-thermal feedback loop is the thermal pole, which is usually below kHz [45]. All the electrical poles are designed and verified to be higher than 100 kHz. Thus, the electro-thermal feedback loop behaves as a first-order system without stability concerns.

The temperature sensing and control path can be configured into three modes using switches OL and CL [46]–[48]. First, in the closed-loop mode, the PTAT and gain stages are enabled to regulate  $V_{\text{tail}}$ . The output voltages of the first and second gain stages are monitored by two separate I/O pads for the testing purpose. Second, in the open-loop mode, the stacked oscillator is controlled by an external biasing through  $V_{\text{IO}}$ . The PTAT and two gain stages are turned off to save power. Third, in the off mode, the stacked oscillator is turned off by the pull-down transistor, and the entire temperature sensing and control path is also turned off.

To verify the thermal regulation behavior, we perform a transient closed-loop electro-thermal simulation using Cadence Virtuoso and COMSOL, with the flowchart shown in Fig. 19 [49]. At each discrete time instant  $t_i$  (every 1 ms in our simulations), an electrical simulation is performed at the local temperature  $T(t_i)$ , from which  $V_{tail}$  and the RF swing of the stacked oscillator  $V_{\text{swing}}(t_{\text{i}})$  are recorded. Then  $V_{\text{swing}}(t_{\text{i}})$  is applied to the differential inductor for transient thermal analysis in COMSOL using the setup in Fig. 5, resulting in an updated local temperature  $T(t_{i+1})$ . This process is repeated until thermal equilibrium is observed. An example following this simulation flow is shown in Fig. 20. The electro-thermal feedback loop is enabled at t = 45 ms, and the temperature is eventually settled at 45 °C. The overall loop gain including the T-to- $V_{swing}$  conversion and the  $V_{swing}$ -to-T conversion is calculated as approximately 27 dB from Cadence Virtuoso and COMSOL simulations.

## IV. MEASUREMENT RESULTS

The integrated microheater array chip is fabricated in the GlobalFoundries 45-nm CMOS SOI technology. The chip microphotograph is shown in Fig. 21 with a zoom-in view of the microheater pixel (0.7 mm  $\times$  0.6 mm). An on-chip Serial-to-Parallel-Interface (SPI) is implemented for digital programming. The clock, data, and latch signals of the SPI interface are generated by a data acquisition (DAQ) module (Measurement Computing USB 1608G). The biasing voltages of the stacked



Fig. 19. Electro-thermal simulation flowchart to simulate the closed-loop temperature regulation behavior.



Fig. 20. Transient temperature response following the electro-thermal simulation in Fig. 19.

transistors are generated using resistive dividers between the supply voltage of the oscillators and the ground on the printed circuit board (PCB), which can be readily implemented on-chip. The biasing voltages are 0.7V, 2V, 3.5V, and 5V for four-stacked oscillators and 0.65V, 2V, 3.5V, 5V, and 6.5V for five-stacked oscillators. The supply voltages are 6V and 7.5V for four-stacked oscillators and five-stacked oscillators, respectively. This section presents the measurement results of the stacked oscillator, the temperature sensing and control circuit, and a localized heating demo.

#### A. Electrical Characterization of the Stacked Oscillator

To monitor the output swing of the stacked oscillator, an open-drain buffer is added to the fourth row of the array and capacitively coupled to the oscillator output, as shown in Fig. 22. A dummy buffer is added to the other side to maintain differential symmetry. The drain terminal of the open-drain buffer is wire bonded to the PCB and routed to an SMA connector via a 50  $\Omega$  transmission line. An off-chip bias tee is connected between the SMA connector and the spectrum analyzer.



Fig. 21. Microphotograph of the integrated microheater array chip.



Fig. 22. An open-drain buffer is capacitively coupled to the oscillator output to measure the oscillator output swing.



Fig. 23. Measured and simulated RF swing of the stacked oscillators.

The measured and simulated RF swings of the four-stacked and five-stacked oscillators are shown in Fig. 23. The measured RF swing is >19.5 V<sub>pp</sub> for the four-stacked oscillator and >26.5 V<sub>pp</sub> for the five-stacked oscillator from 1.44 to 1.95 GHz, which is very close to our simulation except for a slight frequency down-shift. By reducing the biasing voltage of the tail transistor  $V_{\text{tail}}$ , the oscillation amplitude can be backed-off (Fig. 24). This property is used in the electro-thermal feedback to lower the output RF swing and the dc power if a lower temperature is desired. In addition, during a continuous six-day monitoring



Fig. 24. Measured and simulated RF swing against the biasing voltage of the tail transistor  $V_{\text{tail}}$  at 1.45 GHz.



Fig. 25. Continuous six-day measurement of the stacked oscillator output.



Fig. 26. The temperature sensing and control path is measured in a temperature chamber.

(Fig. 25), the oscillation swings remain constant for both fourstacked and five-stacked oscillators, verifying the safe and robust operation of the stacked transistors.

## B. Electrical Characterization of the Temperature Sensing and Control Path

The temperature sensing and control path is characterized in a temperature chamber (Fig. 26). The measured  $V_{\rm PTAT}$ , which is the temperature sensor output amplified by the first gain stage (highlighted in Fig. 18), against the ambient temperature is shown in Fig. 27. The response slope is 27 mV/°C from 24 to 48 °C, presenting good linearity and aligning with our simulation. The measured  $V_{\rm IO}$ , which is the output of the second gain stage (highlighted in Fig. 18), against the ambient temperature is shown in Fig. 28. The measured temperature-to- $V_{\rm tail}$  conversion gain is -220 mV/°C. The operating temperature range of the



Fig. 27. Measured  $V_{PTAT}$  versus temperature.



Fig. 28. Measured VIO versus temperature.

electro-thermal feedback loop can be fine-tuned by adjusting the DAC setting of  $V_{ref2}$ .

#### C. Localized Heating Demo Using PDMS Membranes

Two PDMS membranes mixed with and without MNPs are used to validate the localized heating performance of the magnetic microheater array. The reason we choose to work with PDMS membranes instead of MNP fluid is to simplify the packaging and avoid shorting bonding wires in the fluid. The PDMS membranes are fabricated following the protocol in [50], and the process is summarized in Fig. 29. We first prepare a sacrificial layer using a photoresist (AZ5209) after the substrate pre-treatment. Next, we mix the PDMS (Sylgard 184 Silicone Elastomer, Dow Corning Corporation) with MNP with a concentration of 3.25% wt. The MNP-PDMS mixture is thoroughly stirred for 20 minutes followed by sonication in a sonic bath at 35 °C for an hour. Then the MNP-PDMS mixture is spin-coated on the sacrificial layer [50] and cured at 125 °C for 20 minutes. Afterward, the wafer is soaked in an acetone solution for 2 minutes, and the MNP-PDMS membrane floats on the solution surface after the sacrificial layer is dissolved. The thickness of the membrane is estimated to be 36  $\mu$ m based on the speed and duration parameters used in the spin coating [51]. Finally, the membrane is cut into small pieces and attached to the chip surface.

The measurement setup of the PDMS-membrane-based localized heating demonstration is shown in Fig. 30. The temperature distribution on the membrane surface is monitored using an IR camera (Infratec VarioCAM HD 900) and real-time displayed on the computer.



Fig. 29. Fabrication protocol of the PDMS membrane mixed with MNP.



Fig. 30. Measurement setup of the localized heating demonstration using PDMS membranes with and without MNP.

In the open-loop demonstration (Fig. 31),  $V_{\text{tail}}$  is biased offchip through  $V_{\text{IO}}$ . We use the three stacked oscillators in the second column to measure the local temperature rise in the three different frequency ranges. For the PDMS membrane mixed with MNP, the local temperature is between 41.93 and 47.05 °C. On the other hand, for the PDMS membrane without MNP, the local temperature stays below 37.8 °C under the same biasing condition. The measured temperature distributions at 1.45 GHz on the PDMS membrane surfaces with and without MNP are shown in Fig. 32. Only the area above the inductors (~0.03 mm<sup>2</sup>) is efficiently heated up.



Fig. 31. Open-loop demonstration: measured surface temperatures of PDMS membranes with and without MNP against oscillation frequency.

In the closed-loop demonstration, we first program the DAC setting of  $V_{ref2}$  based on the targeted temperature.  $V_{tail}$  is then automatically generated through the electro-thermal feedback loop. Fig. 33 summarizes the settled temperature  $T_{settled}$  against the desired temperature  $T_{desired}$ .  $T_{settled}$  is the average IR camera reading over 5 minutes at 1 frame/s frame rate. Extra calibration steps, e.g., correlating the camera reading with on-chip PTAT voltage and comparing the camera reading of the PCB with the known ambient temperature, were performed to guarantee the accuracy of the temperature measurement. The maximum/RMS temperature error is 0.53/0.29 °C from 37 to 49 °C. A smaller temperature error can be potentially achieved by increasing the number of bits of the DAC.

Finally, two adjacent pixels in a row or in a column are enabled simultaneously, verifying the sub-millimeter spatial resolution of the local temperature profile, as shown in Fig. 34. Again, only the area above the inductors ( $\sim 0.03 \text{ mm}^2$ ) within each pixel is efficiently heated up. Good magnetic isolation is the key to minimize the mutual coupling between adjacent pixels, which is achieved by employing an on-chip ground plane between inductors.

Note that there exists a tradeoff between the penetration depth, spatial resolution, and heating efficiency. Compared to magnetic heaters at KHz-MHz based on Néel or Brownian



Fig. 32. Open-loop demonstration: surface temperature distribution with and without MNP when pixel (2, 2) is enabled.



Fig. 33. Closed-loop demonstration: settled temperature versus the desired temperature and a zoom-in view of the surface temperature distribution.



Fig. 34. Surface temperature distribution when two adjacent pixels (a) in a row or (b) in a column are enabled simultaneously.

TABLE I PERFORMANCE COMPARISON TABLE WITH EXISTING MNP-BASED THERMAL APPLICATORS

	This Work	[30]	[17]
	Forromognatio	Eorromognotio	Brownian Néol
Heating Mechanism	Ferromagnetic	Ferromagnetic	brownan, neer
	Resonance	Resonance	Relaxation
Frequency Range	1.18GHz – 2.62GHz	1.8GHz – 2.4GHz	100KHz – 500KHz
	5-Turn On-Chip Coil,	1.5-Turn On-Board Coil,	2D Bound Coil 40
Size of Coil	220µm/51µm	1.9mm × 1.9mm Internal	3D Round Coll, 40-
	Outer/Inner Diameter	Area	130mm Diameter
Spatial Resolution	0.6mm × 0.7mm	65.8mm × 4mm	>40mm × 40mm
Number of Pixels	12	1	1
Max. RF Swing or	>19.5V <sub>pp</sub> for 4-Stacked	24.6V <sub>pp</sub>	5KW – 12KW
Heating Power	>26.5Vpp for 5-Stacked		
Max. Magnetic Field	9.1kA/m	N/A	110.4kA/m
dc Power	<0.36W per Pixel <sup>†</sup>	>4.56W (PA power only)	3.3KW – 6.6KW
dc-to-RF Efficiency	>45% (sim.)	33% for PA + Isolator	N/A
Thermal Regulation	Yes	No	No
		PCB including custom PA	
Technology	45nm CMOS SOI	chip (0.32µm SOI), VCO	Benchtop
		chip (0.13µm CMOS), etc.	
Size	6mm <sup>2</sup>	421mm <sup>2</sup>	60cm × 35cm × 50cm

<sup>†</sup>dc power can be backed off at smaller RF swing.

relaxation, the spatial resolution and heating efficiency get better as the frequency increases to GHz, but at the cost of reduced penetration depth. The  $\sim 100 \ \mu m$  penetration depth achieved in this proof-of-concept platform is targeted for in-vitro and microfluidics heating experiments, which is less of a concern since the diameter of a cell typically ranges between 10 and 100  $\mu$ m. For *in-vivo* applications that require larger penetration depth at millimeter to centimeter scale, one promising solution is to decrease the operating frequency to hundreds of MHz, where the reduced ferromagnetic resonant frequency has been demonstrated by material engineering of MNP [52], and the proposed microheater core, i.e., the stacked oscillator, can be readily implemented. Alternatively, one can increase the dimension of the inductor at the expense of reduced spatial resolution, e.g., an on-board inductor with an internal area of 1.9 mm  $\times$  1.9 mm is implemented in [30], achieving >3.5 mm penetration depth at 2 GHz.

## V. CONCLUSION

This paper presents a first-of-its-kind fully integrated magnetic microheater array based on the ferromagnetic resonance of MNP at GHz microwave frequencies. Table I summarizes the key specifications of the design and compares them with state-of-the-art MNP-based thermal applicators. Powered by the proposed stacked oscillator, this work offers the highest spatial resolution, the lowest dc power consumption, and the best dc-to-RF energy efficiency. In addition, precise closed-loop temperature regulation is achieved by the proposed electro-thermal feedback loop. With these features, the presented high-resolution magnetic microheater array would be applicable in a wide range of biomedical applications requiring localized heating.

#### ACKNOWLEDGMENT

The authors would like to thank GlobalFoundries for chip fabrication and members of the Rice Integrated Systems and Electromagnetics (RISE) Lab and Dr. Liuyang Sun for helpful technical discussions.

#### REFERENCES

- [1] R. Chen, G. Romero, M. G. Christiansen, A. Mohr, and P. Anikeeva, "Wireless magnetothermal deep brain stimulation," *Science*, vol. 347, no. 6229, pp. 1477–1480, Mar. 2015, doi: 10.1126/science. 1261821.
- [2] L. Luan *et al.*, "Recent advances in electrical neural interface engineering: Minimal invasiveness, longevity, and scalability," *Neuron*, vol. 108, no. 2, pp. 302–321, 2020, doi: 10.1016/j.neuron.2020.10.011.
- [3] H. Huang, S. Delikanli, H. Zeng, D. M. Ferkey, and A. Pralle, "Remote control of ion channels and neurons through magnetic-field heating of nanoparticles," *Nat. Nanotechnol.*, vol. 5, no. 8, pp. 602–606, Aug. 2010, doi: 10.1038/nnano.2010.125.
- [4] M. Creixell, A. C. Bohórquez, M. Torres-Lugo, and C. Rinaldi, "EGFR-Targeted magnetic nanoparticle heaters kill cancer cells without a perceptible temperature rise," ACS Nano, vol. 5, no. 9, pp. 7124–7129, Sep. 2011, doi: 10.1021/nn201822b.
- [5] J.-P. Fortin, C. Wilhelm, J. Servais, C. Ménager, J.-C. Bacri, and F. Gazeau, "Size-Sorted anionic iron oxide nanomagnets as colloidal mediators for magnetic hyperthermia," *J. Amer. Chem. Soc.*, vol. 129, no. 9, pp. 2628–2635, Mar. 2007, doi: 10.1021/ja067457e.
- [6] C. A. Quinto, P. Mohindra, S. Tong, and G. Bao, "Multifunctional superparamagnetic iron oxide nanoparticles for combined chemotherapy and hyperthermia cancer treatment," *Nanoscale*, vol. 7, no. 29, pp. 12728–12736, 2015, doi: 10.1039/C5NR02718G.
- [7] R. Hergt, S. Dutz, R. Müller, and M. Zeisberger, "Magnetic particle hyperthermia: Nanoparticle magnetism and materials development for cancer therapy," *J. Phys. Condens. Matter*, vol. 18, no. 38, pp. S2919–S2934, Sep. 2006, doi: 10.1088/0953-8984/18/38/S26.
- [8] X. Xu *et al.*, "Controlled-temperature photothermal and oxidative bacteria killing and acceleration of wound healing by polydopamine-assisted Au-hydroxyapatite nanorods," *Acta Biomater.*, vol. 77, pp. 352–364, Sep. 2018, doi: 10.1016/j.actbio.2018.07.030.
- [9] E. T. Hardy *et al.*, "Interdigitated microelectronic bandage augments hemostasis and clot formation at low applied voltage in vitro and in vivo," *Lab Chip*, vol. 18, no. 19, pp. 2985–2993, 2018, doi: 10.1039/C8LC00573G.
- [10] W. Schmid *et al.*, "Review of wearable technologies and machine learning methodologies for systematic detection of mild traumatic brain injuries," *J. Neural Eng.*, vol. 18, no. 4, Aug. 2021, Art. no. 41006, doi: 10.1088/1741-2552/ac1982.
- [11] Y. Wang, G. Boero, X. Zhang, and J. Brugger, "Thermal and pH sensitive composite membrane for on-demand drug delivery by applying an alternating magnetic field," *Adv. Mater. Interfaces*, vol. 7, no. 17, Sep. 2020, Art. no. 2000733, doi: 10.1002/admi.202000733.
- [12] H.-Y. Cho *et al.*, "Magnetic oleosome as a functional lipophilic drug carrier for cancer therapy," *ACS Appl. Mater. Interfaces*, vol. 10, no. 11, pp. 9301–9309, Mar. 2018, doi: 10.1021/acsami.7b19255.
- [13] E. G. Fuller *et al.*, "Externally triggered heat and drug release from magnetically controlled nanocarriers," *ACS Appl. Polym. Mater.*, vol. 1, no. 2, pp. 211–220, Feb. 2019, doi: 10.1021/acsapm.8b00100.
- [14] S. Tong, H. Zhu, and G. Bao, "Magnetic iron oxide nanoparticles for disease detection and therapy," *Mater. Today*, vol. 31, pp. 86–99, Dec. 2019, doi: 10.1016/j.mattod.2019.06.003.
- [15] K. Kim *et al.*, "A Ku-band miniaturized microwave ablation system integrated on a micromachined silicon applicator," in *Proc. IEEE MTT-S Int. Microw. Symp. Dig.*, 2013, pp. 1–4, doi: 10.1109/MWSYM.2013.6697743.
- [16] M. Akahane *et al.*, "Complications of percutaneous radiofrequency ablation for hepato-cellular carcinoma: Imaging spectrum and management," *RadioGraphics*, vol. 25, no. suppl\_1, pp. S57–S68, Oct. 2005, doi: 10.1148/rg.25si055505.
- [17] "Nanoparticle heating magnetic hyperthermia systems | cancer treatment." Accessed: Jul. 2021. [Online]. Available: https://www. msiautomation.com/magnetichyperthermiafornanoparticleheating.html
- [18] I. M. Obaidat, V. Narayanaswamy, S. Alaabed, S. Sambasivam, and C. V. V. M. Gopi, "Principles of magnetic hyperthermia: A focus on using multifunctional hybrid magnetic nanoparticles," *Magnetochemistry*, vol. 5, no. 4, Dec. 2019, Art. no. 67, doi: 10.3390/magnetochemistry5040067.
- [19] G. Bao, S. Mitragotri, and S. Tong, "Multifunctional nanoparticles for drug delivery and molecular imaging," *Annu. Rev. Biomed. Eng.*, vol. 15, no. 1, pp. 253–282, Jul. 2013, doi: 10.1146/annurev-bioeng-071812-152409.

- [20] L. Zhang, S. Tong, Q. Zhang, and G. Bao, "Lipid-Encapsulated Fe<sub>3</sub>O<sub>4</sub> nanoparticles for multimodal magnetic resonance/fluorescence imaging," ACS Appl. Nano Mater., vol. 3, no. 7, pp. 6785–6797, Jul. 2020, doi: 10.1021/acsanm.0c01193.
- [21] Y. Fan, L. Zhang, Q. Zhang, G. Bao, and T. Chi, "18.3 an integrated thermal actuation/sensing array with stacked oscillators for efficient and localized heating of magnetic nanoparticles with sub-millimeter spatial resolution," in *Proc. IEEE Int. Solid- State Circuits Conf.*, 2021, pp. 280–282, doi: 10.1109/ISSCC42613.2021.9365940.
- [22] J. Lim, S. P. Yeap, H. X. Che, and S. C. Low, "Characterization of magnetic nanoparticle by dynamic light scattering," *Nanoscale Res. Lett.*, vol. 8, no. 1, Dec. 2013, Art. no. 381, doi: 10.1186/1556-276X-8-381.
- [23] A. Iannone *et al.*, "Blood clearance of dextran magnetite particles determined by a noninvasivein vivo ESR method," *Magn. Reson. Med.*, vol. 22, no. 2, pp. 435–442, Dec. 1991, doi: 10.1002/mrm.1910220251.
- [24] "NanoAmor, amorphous products | nanoscale products | nanopowder | nanoparticles - Iron(II,III) oxide nanopowder (Fe<sub>3</sub>o<sub>4</sub>, 99%, 30 nm)." Accessed: Oct. 2021. [Online]. Available: https://www.nanoamor.com/ inc/sdetail/779
- [25] S. Dutz and R. Hergt, "Magnetic particle hyperthermia—A promising tumour therapy?," *Nanotechnology*, vol. 25, no. 45, Nov. 2014, Art. no. 452001, doi: 10.1088/0957-4484/25/45/452001.
- [26] R. Kodama, "Magnetic nanoparticles," J. Magn. Magn. Mater., vol. 200, no. 1–3, pp. 359–372, Oct. 1999, doi: 10.1016/S0304-8853(99)00347-9.
- [27] A. E. Deatsch and B. A. Evans, "Heating efficiency in magnetic nanoparticle hyperthermia," J. Magn. Magn. Mater., vol. 354, pp. 163–172, Mar. 2014, doi: 10.1016/j.jmmm.2013.11.006.
- [28] G. Bellizzi and O. M. Bucci, "A novel measurement technique for the broadband characterization of diluted water ferrofluids for biomedical applications," *IEEE Trans. Magn.*, vol. 49, no. 6, pp. 2903–2912, Jun. 2013, doi: 10.1109/TMAG.2012.2235454.
- [29] Y. Cengel and M. Boles, *Thermodynamics: An Engineering Approach*, 8th ed. New York, NY, USA: McGraw-Hill, 2018.
- [30] K. Kim, T. Seo, K. Sim, and Y. Kwon, "Magnetic nanoparticle-assisted microwave hyperthermia using an active integrated heat applicator," *IEEE Trans. Microw. Theory Tech.*, vol. 64, no. 7, pp. 2184–2197, Jul. 2016, doi: 10.1109/TMTT.2016.2573276.
- [31] S. Pornpromlikit, J. Jeong, C. D. Presti, A. Scuderi, and P. M. Asbeck, "A watt-level stacked-FET linear power amplifier in silicon-on-insulator CMOS," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 1, pp. 57–64, Jan. 2010, doi: 10.1109/TMTT.2009.2036323.
- [32] S. C. Cripps, *RF Power Amplifiers For Wireless Communications*, 2nd ed. Norwood, MA, USA: Artech House, 2006.
- [33] S. Li, T. Chi, J.-S. Park, H. T. Nguyen, and H. Wang, "A 28-GHz flipchip packaged chireix transmitter with on-antenna outphasing active load modulation," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1243–1253, May 2019, doi: 10.1109/JSSC.2019.2898112.
- [34] S. Li, T. Chi, T.-Y. Huang, M.-Y. Huang, D. Jung, and H. Wang, "A bufferless wideband frequency doubler in 45-nm CMOS-SOI with transistor multiport waveform shaping achieving 25% drain efficiency and 46–89 GHz instantaneous bandwidth," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 4, pp. 25–28, Apr. 2019, doi: 10.1109/LSSC.2019.2918943.
- [35] S. Li, T. Chi, H. T. Nguyen, T.-Y. Huang, and H. Wang, "A 28GHz packaged chireix transmitter with direct on-antenna outphasing load modulation achieving 56%/38% PA efficiency at Peak/6dB back-off output power," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, 2018, pp. 68–71, doi: 10.1109/RFIC.2018.8429015.
- [36] T. Chi, F. Wang, S. Li, M.-Y. Huang, J. S. Park, and H. Wang, "17.3 A 60GHz on-chip linear radiator with single-element 27.9dBm P<inf>sat and 33.1dBm peak EIRP using multifeed antenna for direct on-antenna power combining," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2017, pp. 296–297, doi: 10.1109/ISSCC.2017.7870378.
- [37] T. Chi, J. Papapolymerou, and H. Wang, "A +2.3dBm 124–158GHz Class-C frequency quadrupler with folded-transformer based multi-phase driving," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, 2015, pp. 263–266, doi: 10.1109/RFIC.2015.7337755.
- [38] A. D. Berny, A. M. Niknejad, and R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 909–917, Apr. 2005, doi: 10.1109/JSSC.2004.842851.
- [39] C. Tinella, J. M. Fournier, D. Belot, and V. Knopik, "A highperformance CMOS-SOI antenna switch for the 2.5-5 GHz band," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1279–1283, Jul. 2003, doi: 10.1109/JSSC.2003.813289.

- [40] J. S. Park *et al.*, "1024-Pixel CMOS multimodality joint cellular sensor/stimulator array for real-time holistic cellular characterization and cell-based drug screening," *IEEE Trans. Biomed. Circuits Syst.*, vol. 12, no. 1, pp. 80–94, Feb. 2018, doi: 10.1109/TBCAS.2017.2759220.
- [41] T. Chi et al., "A multi-modality CMOS sensor array for cell-based assay and drug screening," *IEEE Trans. Biomed. Circuits Syst.*, vol. 9, no. 6, pp. 801–814, Dec. 2015, doi: 10.1109/TBCAS.2015.2504984.
- [42] J. S. Park, T. Chi, J. Butts, T. Hookway, T. McDevitt, and H. Wang, "11.7 A multimodality CMOS sensor array for cell-based assay and drug screening," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2015, pp. 1–3, doi: 10.1109/ISSCC.2015.7062999.
- [43] J. S. Park *et al.*, "Intracellular cardiomyocytes potential recording by planar electrode array and fibroblasts co-culturing on multi-modal CMOS chip," *Biosens. Bioelectron.*, vol. 144, Nov. 2019, Art. no. 111626, doi: 10.1016/j.bios.2019.111626.
- [44] C.-W. Lu, P.-Y. Yin, C.-M. Hsiao, M.-C. F. Chang, and Y.-S. Lin, "A 10-bit resistor-floating-resistor-string DAC (RFR-DAC) for high colordepth LCD driver ICs," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2454–2466, Oct. 2012, doi: 10.1109/JSSC.2012.2206684.
- [45] H. Wang, Y. Chen, A. Hassibi, A. Scherer, and A. Hajimiri, "A frequencyshift CMOS magnetic biosensor array with single-bead sensitivity and no external magnet," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2009, pp. 438–439, doi: 10.1109/ISSCC.2009.4977496.
- [46] J. Park et al., "A CMOS 22k-pixel single-cell resolution multi-modality real-time cellular sensing array," in Proc. IEEE Custom Integr. Circuits Conf., 2017, pp. 1–4, doi: 10.1109/CICC.2017.7993710.
- [47] J. S. Park *et al.*, "A high-density CMOS multi-modality joint sensor/stimulator array with 1024 pixels for holistic real-time cellular characterization," in *Proc. IEEE Symp. VLSI Circuits*, 2016, pp. 1–2, doi: 10.1109/VLSIC.2016.7573469.
- [48] J. S. Park *et al.*, "Live demonstration: A multi-modality CMOS sensor array for cell-based assay and drug screening," in *Proc. IEEE Biomed. Circuits Syst. Conf.*, 2015, doi: 10.1109/BioCAS.2015.7348333.
- [49] W. van Petegem, B. Geeraerts, W. Sansen, and B. Graindourze, "Electrothermal simulation and design of integrated circuits," *IEEE J. Solid-State Circuits*, vol. 29, no. 2, pp. 143–146, Feb. 1994, doi: 10.1109/4.272120.
- [50] "PDMS membrane: Thickness of a spin coated PDMS layer Elveflow." Accessed: Sep. 2021, p. 1. [Online]. Available: https://www.elveflow. com/microfluidic-reviews/soft-lithographymicrofabrication/pdmsmembrane-thickness-of-a-spin-coated-pdms-layer/
- [51] W. Y. Zhang, G. S. Ferguson, and S. Tatic-Lucic, "Elastomer-supported cold welding for room temperature wafer-level bonding," in *Proc.* 17th IEEE Int. Conf. Micro Electro Mech. Syst., 2004, pp. 741–744, doi: 10.1109/MEMS.2004.1290691.
- [52] C. Yang, K. Koh, X. Zhu, and L. Lin, "On-chip RF inductors with magnetic nano particles medium," in *Proc. 16th Int. Solid-State Sensors, Actuators Microsyst. Conf.*, 2011, pp. 2801–2804, doi: 10.1109/TRANS-DUCERS.2011.5969699.



Yingying Fan (Student Member, IEEE) received the B.E. degree in information science and engineering from Southeast University, Nanjing, China, in 2017, and the M.S. degree in electrical and computer engineering from the University of Michigan, Ann Arbor, MI, USA, in 2019. Since September 2019, she has been working toward the Ph.D. degree in electrical and computer engineering under the supervision of Dr. Taiyun Chi with Rice University, Houston, TX, USA. Her research interests indclude integrated biosensors, bio-actuators and biology-electronics hybrid

systems for healthcare application. She was the recipient of the Microwave Theory and Techniques Society (MTT-S) Graduate Fellowship Award for Medical Applications in 2021, and the Cadence Women in Technology Scholarship in 2021.



Linlin Zhang received the B.S. degree in biological science and the Ph.D. degree in cell biology from Nankai University, China, in 2011 and 2016, respectively. She then joined Bao Lab, Rice University, Houston, TX, USA, as a Postdoctoral Research Associate. She is currently a Research Scientist with Bao Lab. Her research interests include applications of nanomaterials for disease diagnosis and therapy.





Qingbo Zhang received the B.S. and M.S. degrees from Tianjin University, Tianjin, China, and the Ph.D. degree in chemical engineering from the National University of Singapore, Singapore. He is currently an Assistant Research Professor with the Department of Bioengineering, Rice University, Houston, TX, USA. His research interests include nanoscale chemistry and physics, synthesis and surface coating of nanomaterials, and biomedical application of nanomaterials.

Gang Bao received the undergraduation and master's degrees from Shandong University, Jinan, China, and the Ph.D. degree from Lehigh University, Bethlehem, PA, USA. He is currently the Foyt Family Professor and Chair with the Department of Bioengineering, Rice University, Houston, TX, USA. Before joining Rice in 2015, he was the Robert A Milton Professor with the Department of Biomedical Engineering, Georgia Institute of Technology, Atlanta, GA, USA, and Emory University, Atlanta. His research is focused on the development of nanomedicine and

genome engineering tools, and approaches for biological and disease studies. Dr. Bao is a Fellow of the American Association of Advancement in Science (AAAS), American Society of Mechanical Engineers (ASME), American Physical Society (APS), American Institute for Medical and Biological Engineering (AIMBE), and Biomedical Engineering Society (BMES).



Taiyun Chi (Member, IEEE) received the B.S. degree (with highest Hons.) from the University of Science and Technology of China (USTC), Hefei, China, in 2012, and the Ph.D. degree from the Georgia Institute of Technology, Atlanta, GA, USA, in 2017. He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA. His research interests include RF/millimeter-wave/terahertz integrated circuits and integrated bio-sensors and bio-actuators. His research group were the recipient of the 2021

IEEE Custom Integrated Circuits Conference (CICC) Best Student Paper Award and the 2021 IEEE International Microwave Symposium (IMS) Advanced Practice Paper Award Finalist. He was also the recipient of the Sigma Xi Best Ph.D. Thesis Award (Georgia Tech Chapter) in 2018, the IEEE CICC Best Paper Award in 2017, the IEEE Solid-State Circuits Society (SSCS) Predoctoral Achievement Award in 2017, the Microwave Theory and Techniques Society (MTT-S) Graduate Fellowship for Medical Applications in 2016, and the USTC Guo Moruo Presidential Scholarship in 2012. He is a Technical Program Committee (TPC) Member and Steering Committee Member of the 2021 IEEE IMS and the TPC Co-Chair of the IEEE Texas Symposium on Wireless and Microwave Circuits and Systems in 2020 and 2021.