A Minimization Technique for Multiple-Valued Logic Systems | IEEE Journals & Magazine | IEEE Xplore